This paper proposes a control method for reducing the total harmonic distortion (THD) of the grid current of three-phase grid-connected inverter systems when the grid voltage is distorted. The THD of the grid current caused by grid voltage harmonics is derived by considering the phase delay and magnitude attenuation due to the hardware low-pass filter (LPF). The Cauchy-Schwarz inequality theory is used in order to search more easily for the minimum point of the THD. Both the gain and angle of the compensation voltage at the minimum point of the THD of the grid current are derived with the variation of cut-off frequencies of the hardware LPF. Simulation and experimental results show the validity of the proposed control methods.
I. INTRODUCTION
Recently, the demand for renewal energy sources (RESs) such as solar energy, wind energy, and hydrogen energy has dramatically increased in order to reduce the fossil energy. The RESs are normally connected to the utility grid through grid-connected PWM inverters, which supply the active and reactive powers to the main grid [1] , [2] . For small distributed grid-connected inverters, an output current control is preferred. Therefore, the most important issue for current controlled grid-connected inverters is that the grid current harmonic regulation is more stringent than that of other power electronics applications. Standards for grid-connected inverters such as IEEE 1547 [3] provide guidance on the levels of total harmonic current distortion. When a grid voltage is distorted, the distorted grid voltage acts as an external disturbance for the grid current control system, resulting in a distorted grid current. The low-order harmonics in the grid current are not attenuated by the natural filtering effect of the grid inductance. As a result, bulky and costly passive filters are required.
One method for suppressing low-order harmonics is to increase the bandwidth of a proportional integral (PI) controller [4] - [6] . Although the current distortion can be reduced as the system bandwidth increases by increasing the proportional and integral gains at the PI controller, the noise immunity of the system is reduced. A proportional resonance (PR) regulator can provide an infinite gain at a selected resonant frequency to reduce the effect of unwanted harmonics [7] - [10] . However, harmonics suppression by a PR regulator is limited to several low-order harmonics. In addition, the system may become unstable when the harmonics to be removed is out of the bandwidth of the system. Another approach for reducing current harmonics is to incorporate the variation of the grid voltage control through an additional feedback path [11] . The suppression ability can be enhanced by increasing the output impedance of the grid-connected inverter.
An inductor current feedback scheme with a feed-forward grid voltage disturbance rejection is proposed for reducing the total harmonic distortion (THD) of the grid current of a three-level inverter with an LCL filter [12] . The selected harmonics of the line current in the active filter can be compensated by using a closed loop current control on the synchronous reference frame [13] or by using an indirect reference current generator technique with a selective harmonics compensator [14] . The harmonic currents in a three-phase grid-connected inverter are compensated with the feedforward of selective harmonic grid voltage [15] . These feedforward selective harmonics compensation methods require additional sensing or a large amount of on-line computations. When the number of the selective harmonics increases, the computational cost of both the PR regulator and the feedforward selective harmonics compensation methods also increases.
In this paper, a control method for reducing the THD of the grid current under distorted grid voltages at the three-phase grid-connected inverter is proposed. The THD of the grid current caused by grid voltage harmonics is derived. Then, both the gain and phase angle of the compensation voltage for minimizing the THD of the current are derived. Simulation and experimental results are carried out in order to validate the performance of the control method proposed in this paper. The magnitude attenuation and phase delay for the k'th harmonic due to the LPF are expressed as follows.
II. PROPOSED CONTROL METHOD
The filtered grid voltages are used at both the current control system and the PLL controller. Fig. 2 shows a block diagram of the PLL controller based on the pq theory [16] , [17] , which is used to synchronize the phase of the inverter output voltage with the grid voltage.
A. PLL Controller
In order to synchronize the PLL output angle q with the grid voltage angle q g , the a and b components of the input voltage at the PLL can be calculated from the measured line grid voltages V gab and V gbc through ) cos( 3
where V p and q g are the peak and phase angle of the grid voltage, respectively, and q f1 is a phase angle of the fundamental grid voltage. 
By substituting (3) and (4) into (5), the PD is derived as. ) cos( Through the P-controller, the feedforward of the base angular frequency w b =2pÍ60Hz and an integrator, the PLL output angle q can be obtained from
When the PLL output angle q approaches q g -q f1 , the phase is locked. Fig. 3 shows a block diagram of the harmonics compensator for suppressing the low-order harmonic grid current. Using complex notation, the distorted grid voltage can be expressed as
B. Harmonic Compensation
where 
where A g 1 and A g k are the fundamental component and the k'th harmonic of the hardware LPF output, respectively. As shown in Fig. 3 , a LPF with a low cut-off frequency is used to pass only the fundamental component of the grid voltage. By subtracting the fundamental voltage from the grid voltage, the harmonic voltages can be extracted from (9) , and then it is multiplied by the compensation gain K c . 
Both the magnitude and phase of the compensation voltage can be adjusted by the gain K c and the angle q c . As shown in Fig. 1 , the a-b compensation voltages in the stationary reference frame, V a_c and V b_c are added to the a-b reference voltages at the grid current control loop for reducing the harmonic grid current caused by distorted grid voltages.
III. COMPENSATION GAIN AND ANGLE
The compensation gain K c and angle q c are determined on minimizing the THD of the grid current. At first, from Fig. 1 (12) where DV g is a variation in the grid voltage, which can be obtained from the d-q current controller outputs in Fig. 1 .
By dividing the difference between the inverter output voltage vector and the grid voltage vector by the impedance of the grid-side inductor, the grid current vector is derived as
where the k'th harmonic grid impedance, Z gk = j2pf k L g . By substituting (8) and (12) into (13), the fundamental and harmonic components of the grid current are given by 
Since the left side of the Cauchy-Schwarz inequality corresponds to the THD in (16) , the right side of the Cauchy-Schwarz inequality corresponds to the right side of equation (16) In this paper, the 5th, 7th, and 11th harmonics of the grid current, which are the lowest harmonics in a three-phase grid-connected inverter, are reduced. Fig. 4 shows the converging process to the minimum point of M i with a variation of both K c and q c at f c = 500Hz. The cut-off frequency of the hardware LPF is determined by considering the phase delay and magnitude attenuation for the fundamental component of the grid voltage with a 60Hz frequency. 
IV. SIMULATION AND EXPERIMENTAL RESULTS

A. Simulation Results
To verify the validity of the proposed control method, a simulation has been performed by using the PSIM program. The circuit rating and parameters used in the simulation and experiment are shown in Table I . Since the cut-off frequency of the hardware LPF is 500Hz, K c and q c are selected as 1.1 and 0.43 rad, respectively, from Fig. 5 . Fig. 6 shows the simulation result without a compensation method. The a-axis reference voltage has a sinusoidal waveform, because the compensation voltage is zero. The grid current has low-order harmonics like the 5th, 7th, and 11th due to the grid voltage harmonics. Therefore, the THD of the grid current calculated by the FFT analysis is 8.7%. Fig. 7 shows the simulation results when the compensation method is applied. The a-axis reference voltage is not sinusoidal due to the a-axis compensation voltage. The THD of the grid current is reduced to 2.3%. 
B. Experimental Results
An experimental test was performed by using a 3kVA prototype three-phase grid-connected inverter in a DSP system based on a TMS320F28335, as shown in Fig. 8 . The output voltages and currents of the three-phase PWM inverter and the 3-phase grid voltages and currents are measured and inputted through a 12-bit A/D converter embedded in the DSP. The three-phase AC switch, with two IGBTs per phase connected in anti-serial, is used as the STS. The grid-on/grid-off signal for the AC switch is generated by the DSP controller. A programmable three-phase ac source is used to emulate the main grid voltage as a distorted grid voltage generation. Fig. 9 shows the experiment results of the grid voltage and current and the results of the FFT analysis of the grid current without the compensation method. Since the grid current has some low-order harmonics like the 5th, 7th, and 11th due to a distorted grid voltage, the measured THD of the current is about 8.5%. Fig. 10 shows the experiment results when the compensation method is applied. It can be seen that the measured THD of the grid current is significantly reduced to 2.8%. Fig. 11 shows the a-axis reference and compensation voltages, and the b-axis reference and compensation voltages without and with the compensation method, respectively. As shown in Fig. 11 (a) , the a-b reference voltages have a sinusoidal waveform, because the compensation voltages are zero. As shown in Fig. 11 (b) , the a-b reference voltage are distorted due to the compensation voltages when the compensation method is used.
V. CONCLUSIONS
This paper proposes a control method for reducing the THD of the grid current under distorted grid voltages in a three-phase grid-connected inverter. The THD of the grid current due to grid voltage harmonics by considering the phase delay and magnitude attenuation due to the hardware LPF is derived. Since the THD can be simplified by using the Cauchy-Schwarz inequality theory, it is easy to search for the minimum point of the THD. Variations in both the gain and phase angle of the compensation voltage for minimizing the THD of the current are investigated according to the cut-off frequency of the hardware LPF. When unwanted harmonics are changed, only the gain and phase angle of the compensation voltage are changed. Simulation and experimental results verify that the THD of the grid current under a distorted grid voltage can be significantly reduced by more than three times, when the proposed compensation method is used. 
